Abstract: This work proposes an algorithm for converting Finite State Machine diagrams from specification documents into Verilog HDL code. The design utilizes multiple YOLOv3 models for object ...