The number and variety of test interfaces, coupled with increased packaging complexity, are adding a slew of new challenges.

DRAM layout secrecy contributes to the problem, but there’s no indication that it will change. “We argue that keeping internal DRAM topologies secret hurts DRAM customers in several ways,” wrote ...